Abstract. Evolvable Hardware (EHW) is a scheme -inspired by natural evolution, for automatic design of hardware systems. By exploring a large design search space, EHW may find solutions for a task, unsolvable, or more optimal than those found using traditional design methods. During evolution it is necessary to evaluate a large number of different circuits which is normally most efficiently undertaken in reconfigurable hardware. For digital design, FPGAs (Field Programmable Gate Arrays) are very applicable. Thus, this technology is applied in much of the work with evolvable hardware. The paper introduces EHW and outlines how it can be applied for hardware design of real-world applications. It continues by discussing the main problems and possible solutions. This includes improving the scalability of evolved systems. Promising features of EHW will be addressed as well, including run-time adaptable systems.
Introduction
The number of transistors becoming available for designers continue to increase as Moores law seems to be valid for the development of new computer hardware. Earlier we have seen a limit in the size of hardware devices. However, we may very well soon see a limit in designability. That is, designers are not able to apply all the transistors in the largest integrated circuits becoming available. To overcome this problem, new and more automatic design schemes would have to be invented. One such method is evolvable hardware (EHW). It was introduced for about ten years ago as a new way of designing electronic circuits [4] . Instead of manually designing a circuit, only input/output-relations are specified. The circuit is automatically designed using an adaptive algorithm inspired from natural evolution. The algorithm is illustrated in Fig. 1 . In this algorithm, a set (population) of circuits -i.e. circuit representations, are first randomly generated. The behavior of each circuit is evaluated and the best circuits are combined to generate new and hopefully better circuits. Thus, the design is based on incremental improvement of a population of initially randomly generated circuits. Circuits among the best ones have the highest probability of being combined to generate new and possibly better circuits. The evaluation is according to the behavior initially specified by the user. After a number of iterations, the fittest circuit is to behave according to the initial specification. The most commonly used evolutionary algorithm is genetic algorithm (GA) [3] . The algorithm -which follows the steps described above, contains important operators like crossover and mutation of the circuit representations for making new circuits. The operations are very similar to those found in natural evolution as seen in Fig. 2 . Each individual -representing a circuit description, in the population is often named chromosome or genotype and is represented by an array of bits. Each bit in the array is often called a gene. Thus, each chromosome contains a representation of a circuit with a set of components and their interconnections. In crossover, the parameters of the pairwise selected circuits are exchanged to generate -for each couple, two new offspring -preferably fitter than the parents. As an alternative to crossover operation, there is usually some probability for conducting cloning instead. Then, the two offspring circuits are equal to the two parent circuits. Further, the best circuit may as well be directly copied into the next generation (called elitism). Mutations may also occur and involves randomly inverting a few genes in the chromosome. This make the chromosomes slightly different from what could be obtained by only combining parent chromosomes.
When the number of offspring circuits equals the number of circuits in the parent population, the new offspring population is ready to become the new parent population. The original parent population is deleted. Thus, one loop in Fig. 1 is named one generation. Randomness is introduced in the selection of parents to be mated. Not only the fittest circuits are selected. However, the probability of a circuit being selected for breeding decreases with decreasing fitness score.
A circuit can be represented in several different ways. For digital circuits however, gate level representation is most commonly used. That is, the representation contains a description of what kind of gates are applied and their interconnections. This is coded into a binary configuration bitstream applied to configure a reconfigurable logic device as seen in Fig. 3 In addition to the evolutionary algorithm (GA), a circuit specification would have to be available. This is often a set of training vectors (input/output mappings) assembled into a data set. The operation of GA together with the data set are given in Fig. 4 . The most computational demanding part of GA is usually the evaluation of each circuit -typically named fitness computation. This involves inputing data to each circuit and computing the error given by the deviation from the specified correct output.
There are a number of aspects to consider when evolving hardware. Many roads lead to evolved systems. This paper will give an overview of the large variety of schemes, parameter settings and architectures available. However, evolving systems have a number of limitations. One of the main problems with evolution seems to be the scalability of the systems. As the complexity of a system increases, the chromosome string length must be increased. However, a larger number of generations is required as the string length increases. This often makes the search space too large to be able to find a well performing system. Thus, this paper will go into this important problem and present how it is tried to be solved.
On the other hand, there are several new features provided with evolution. Since the systems are automatically designed, we are able to have the evolution going on at runtime in parallel with normal operation. This could be applied to modify the system if the environment changes or errors occur in the system. Work on such run-time adaptable systems will be described. Evolvable hardware has been applied to a number of real-world applications showing the applicability of the promising approach of evolving hardware systems.
The next section contains a classification of EHW research based on a given classification framework [32] . This is followed by a discussion of the main problems in Section 3. Section 4 includes a presentation of the online adaptivity provided with EHW. Conclusions are given in Section 5.
A Framework for Classifying EHW
EHW research is rapidly diverging. Thus, to understand the EHW field of research, a classification framework would be beneficial. This is presented below. The many degrees of freedom in EHW could be represented in a multi-dimensional space. However, here a list format is prefered.
Evolutionary Algorithm (EA). A set of major algorithms exists:
-Genetic Algorithm (GA) -Genetic Programming (GP) -Evolutionary Programming (EP) The major difference between GA and GP is the chromosome representation. GA organizes the genes in an array, while GP applies a tree of genes. Both schemes apply both crossover and mutation, while EP -which has no contraints on the representation, uses mutation only.
Technology (TE). Technology for the target EHW:
-Digital -Analog Application EA TE AR BB THW FC EV SC Adaptive Equalizer [18] GA D CD Neuron Custom ONL On-chip S Ampl. and Filter Design [15] GA A CD T/R/L/C Custom OFL Off-chip S Analog Circuit Synthesis [12] GP A CD R/L/C Custom OFL Off-chip S Character Recognition [31] GA D CD Gate Comm. OFL Off-chip S Clock Adjustment [27] GA D CT Gate Custom ONL Off-chip S Digital Filter Design [16] GA D CD Gate -OFL Off-chip S Gene Finding [39] GA D CD Gate Comm. OFL Off-chip S IF Filter Tuning [17] GA A CT Filter Custom ONL Off-chip S Image Compression [22] GA D CT Pixel Custom ONL On-chip D Image Compression [23] GA D CD Gate Comm ONL On-chip D Multi-spect. Image Rec. [20] GA D CT Function Comm. OFL Off-chip S Number Recognition [7] GA D CD Gate Comm. OFL Off-chip S Prosthetic Hand [9] GA D CD Gate Custom ONL Complete S Road Image Rec. [33] GA D CD Gate Comm. OFL Off-chip S Robot Control [10] GA D CD Gate Comm. ONL Complete D Robot Control [28] GA D CD Gate Comm. ONL Off-chip S Sonar Classification [38] GA D CD Gate Comm. OFL Off-chip S Table 1 . Characteristics of EHW applied to real-world applications. Building Block (BB). The evolution of a hardware circuit is based on connecting basic units together. Several levels of complexity in these building blocks are possible: -Analog comp. level. E.g. transistors, resistors, inductors and capacitors.
Architecture (AR)
-Gate level E.g. OR and AND gates.
-Function Level E.g. sine generators, adders and multipliers.
Target Hardware (THW).
In EHW, the goal is to evolve a circuit. The two major alternatives for target hardware available today are: -Commercially available devices. FPGAs are most commonly used. Field-Programmable Analog Arrays (FPAA) are available as well. They use the same programming principle as FPGAs, but they consist of reconfigurable analog components instead of digital gates. -Custom hardware. ASIC (Application Specific Integrated Circuit) is a chip fully designed by the user.
Fitness Computation (FC). Degree of fitness computation in hardware: -Offline Fitness Computation (OFL).
The evolution is simulated in software, and only the elite chromosome is written to the hardware device (sometimes named extrinsic evolution). -Online Fitness Computation (ONL). The hardware device gets configured for each chromosome for each generation (sometimes named intrinsic evolution).
Evolution (EV).
Degree of evolution undertaken in hardware: -Off-chip evolution. The evolutionary algorithm is performed on a separate processor. -On-chip evolution. The evolutionary algorithm is performed on a separate processor incorporated into the chip containing the target EHW. -Complete HW evolution. The evolutionary algorithm is implemented in special hardware -i.e. it is not running on a processor.
Scope (SC).
The scope of evolution: -Static evolution. The evolution is finished before the circuit is put into normal operation. No evolution is applied during normal operation. The evolution is used as a circuit optimizing tool. -Dynamic evolution. Evolution is undertaken while the circuit is in operation and this makes the circuit online adaptable. Table 1 summarizes the characteristics of the published work on EHW applied to realworld applications. The applications are mainly in the areas of classification and control when complete circuit design is applied. There are also some examples of circuit parameter tuning. A major part of them are based on digital gate level technology using GA as the evolutionary algorithm. However, promising results are given for analog designs, where evolution is used to find optimal parameters for analog components. About half of the experiments are based on custom hardware -or simulation of such. It is more common to put only the fitness computation (ONL), than the whole evolution (On-chip/Complete), on the same chip as the target EHW. This is reasonable, since the fitness computation isas mentioned earlier, the most computational demanding part of the evolution.
Even though there are promising results in evolving systems, there are several obstackles as well that will be discussed in the next section.
Evolvable Hardware Scalability
There are several problems concerning evolution and scalability. In this section, two of the major ones will be discussed.
Chromosome String Length
As mentioned in the introduction, there has been a lack of schemes to overcome the limitation in the chromosome string length [14, 37] . A long string is required for representing a complex system. However, a larger number of generations are required by genetic algorithms as the string length increases. This often makes the search space too large and explains why only small circuits have been evolvable so far. Thus, work has been undertaken trying to diminish this limitation. Various experiments on speeding up the GA computation have been undertaken [1] . The schemes involve fitness computation in parallel or a partitioned population evolved in parallel. Experiments are focussed on speeding up the GA computation, rather than dividing the application into subtasks. This approach assumes that GA finds a solution if it is allowed to compute enough generations. When small applications require weeks of evolution time, there would probably be strict limitations on the systems evolvable even by parallel GA.
Other approaches to the problem have used variable length chromosomes [7] . Another option, called function level evolution, is to apply building blocks more complex than digital gates [19] . Most work is based on fixed functions. However, there has been work in Genetic Programming for evolving the functions -called Automatically Defined Functions (ADF) [11] .
An improvement of artificial evolution -called co-evolution, has been proposed [6] . In co-evolution, a part of the data which defines the problem co-evolves simultaneously with a population of individuals solving the problem. This could lead to a solution with a better generalization than a solution based only on the initial data. A variant of coevolution -called cooperative co-evolutionary algorithms, has been proposed by De Jong and Potter [8, 21] . It consists of parallel evolution of sub-structures which interact to perform more complex higher level structures. Complete solutions are obtained by assembling representatives from each group of sub-structures together. In that way, the fitness measure can be computed for the top level system. However, by testing a number of individuals from each sub-structure population, the fitness of individuals in a subpopulation can be sorted according to their performance in the top-level system. Thus, no explicit local fitness measure for the sub-populations is applied in this approach. However, a mechanism is provided for initially seeding each GA population with user-supplied rules. Darwen and Yao have proposed a co-evolution scheme where the subpopulations are divided without human intervention [2] .
Incremental evolution for EHW was first introduced in [30] . The approach is a divideand-conquer on the evolution of the EHW system, and thus, named increased complexity evolution. It consists of a division of the problem domain together with incremental evolution of the hardware system. Evolution is first undertaken individually on a set of basic units. The evolved units are the building blocks used in further evolution of a larger and more complex system. The benefits of applying this scheme is both a simpler and smaller search space compared to conducting evolution in one single run [35] .
When considering manual hardware design, much a priori knowledge is applied [29] . E.g. designing a large circuit would be almost impossible if the designer had to design each sub-circuit from scratch every time it is used [13] . Further, connections are with a mixture of buses and bit-wires. Thus, in the future it is expected to see intelligent (or controlled) evolution as an alternative to the normal unconstrained evolution.
Fitness Computation
To be able to conduct online fitness computation, fast switching between different configurations in a population should be possible. With the available FPGA technology, only a single configuration can be stored at a time within the device. Reloading a new configuration takes too much time to be of interest for evolution. Thus, there has been work on implementing a user defined FPGA inside an ordinary FPGA [25, 30] . By providing a set of different configuration registers, it is possible to store a population of configurations within an FPGA and perform configuration switching in a single clock cycle [34] .
Online Adaptation in Real-Time.
Most living creatures are able to learn to live in an environment and adapt if some change occur. Artificial systems are far from such an adaptivity. Research on evolutionary methods has -with a few exceptions, been based on one-time evolution. However, there is a wish of being able to design online adaptable evolvable hardware. The hardware would then have to be able to reconfigure its configuration dynamically and autonomously, when operating in its environment [5] . This would be by dynamic evolution.
One possible approach to such a system is to use two parallel units. A primary unit is applied for normal runtime operation of an application, while a secondary unit keeps evolving in parallel. If the performance of the secondary unit becomes better than the primary unit, they are exchanged. Thus, the unit giving the best performance at the moment is enabled.
A system for autonomous evolution of robot control has been proposed [10] . A mobile robot learns to track a red ball without colliding with obstacles through dynamic evolution. Thus, all information about the environment is collected concurrently with evolution. This is undertaken through building a model of the environment. Another application with dynamic evolution is image compression [22] . During compression of a given image, evolution search for an optimal set of templates for doing pixel prediction.
So far there is not much work on applying dynamic evolution. This is mainly due to the problem of evolution speed and fitness computation. A set of individuals in the population would have to be evaluated -one at a time, for each generation which is normally time consuming. To make fitness computation you need a feedback from the environment on the performance. This could be difficult to obtain. However, if these problems can be overcome, there is a large potential in being able to provide online-adaptable systems.
Conclusions
This paper has introduced EHW and contained a study of the characteristics of EHW applied to real-world applications. Further, problems and new features related to evolution are discussed. For more information about evolvable hardware, there are a couple of special journal issues [36, 26] and some books [40, 24] . The two main conferences in the field are International Conference on Evolvable Systems: From Biology to Hardware (Springer LNCS publisher) and NASA/DoD Conference on Evolvable Hardware (IEEE publisher).
